Photoelectrochemical (PEC) etching was used to fabricate deep trench structures in GaN-on-GaN epilayers grown on n-GaN substrates. The width of the side etching was less than 1 µm, with high accuracy. The aspect ratio (depth/width) of a 3.3-µm-wide trench with a PEC etching depth of 24.3 µm was 7.3. These results demonstrate the excellent potential of PEC etching for fabricating deep trenches in vertical GaN devices. Furthermore, we simplified the PEC etching technology to permit its use in a wafer-scale process. We also demonstrated simple contactless PEC etching technologies for the manufacture of power and RF devices. A trench structure was fabricated in a GaN-on-GaN epilayer by simple contactless PEC etching. The role of the cathodic reaction in contactless PEC etching is discussed in relation to the application of a GaN HEMT epilayer on a semi-insulating substrate. Fortunately, the GaN HEMT structure contains an ohmic electrode that can act as a cathode in contactless PEC etching, thereby permitting the recess etching of a GaN HEMT epilayer grown on a semi-insulating SiC substrate. These results indicate that PEC etching technologies are becoming suitable for use in the fabrication of practical GaN power and RF devices.
I. INTRODUCTION
G ALLIUM nitride (GaN) vertical power devices have recently attracted much attention as energy-saving solutions because of their many advantages in terms of a low specific on-resistance (R on ) coupled with a high breakdown voltage (V B ) [1] . Several types of GaN vertical power devices have been reported; these include a trench gate metal oxide conductor field-effect transistor [2] , [3] , a current aperture vertical electron transistor [4] , [5] , a transistor using a fin structure (finFET) [6] , and superjunction (SJ) structures [7] . The fabrication of such devices requires the production of trenches and/or apertures. In particular, in the case of SJ structures that are used in Si power devices, to permit unipolar operating limits to be exceeded [8] , [9] , it is necessary to fabricate deep trench structures in an n-type layer with a high depth-to-width aspect ratio that are subsequently backfilled with p-GaN. However, it is difficult to etch deep trenches in GaN. Generally, GaN is etched by inductively coupled plasma reactive-ion etching (ICP-RIE) [10] , [11] . Unfortunately, however, plasma treatment readily causes damage to GaN, and there is low etching selectivity between the GaN and the etching mask.
Photoelectrochemical (PEC) etching might solve these problems [12] - [15] as it has excellent etching selectivity against the etching mask and is less likely to cause damage, because it is a plasma-free process. PEC etching has recently been applied to the mesa fabrication of GaN pn-junction diodes (PNDs) with high V B values [16] . Furthermore, PEC etching produces greater yields of high-V B devices than does the dry etching of GaN PNDs. Another application of PEC etching is the gaterecess etching for AlGaN/GaN HEMTs [17] . In particular, PEC etching has many advantages from the viewpoint of its self-stopping feature in the gate-recess etching process through modulation of the photoirradiation intensity [12] , [17] . Here, we report the use of PEC etching in the fabrication of deep trench structures in a GaN-on-GaN epilayer. We also report a simple contactless process for PEC etching that does NOT require any electrical contact with the sample. In addition, we provide examples of the application of simple contactless PEC etching technologies in the fabrication of power and RF devices.
II. PHOTOELECTROCHEMICAL ETCHING TECHNOLOGIES

A. Fundamentals of Conventional PEC Etching
PEC etching of GaN proceeds by photo-assisted anodic oxidation. GaN is dissolved as Ga 3+ ions, owing to the presence of holes excited by UV irradiation at the anode of the GaN/electrolyte interface. The resulting Ga 3+ ions react with hydroxide ions (OH − ) in the electrolyte to form Ga 2 O 3 . This oxide dissolves in acids or bases. An anodic oxidation process therefore serves as the basis of PEC etching of GaN [12] , [14] , [18] , [19] . The overall etching reaction for GaN, in which photogenerated holes (h + ) are consumed, is 0894-6507 c 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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In the electrochemical reaction, the total current flowing in the external circuit equals the charge consumed in the reactions at the anode and the cathode. Thus, hydrogen is evolved at the Pt cathode, to which electrons flow from the external circuit, as shown below:
In our PEC etching process, the electrolyte was a 0.01 M aqueous solution of NaOH containing 1% Triton X-100 [4-(1, 1, 3, 3-tetramethylbutyl)phenyl-poly(ethylene glycol)]. The latter is a nonionic surfactant that serves as a wetting agent to reduce the surface tension and to assist in the removal of bubbles from the epi surface. A Pt counter electrode was used as the cathode. The anode was a GaN epi surface with a backside ohmic contact on the substrate. The etching voltage was biased between the GaN epi surface and the Pt counter electrode. The intensity of UV illumination from a Hg-Xe lamp was 9.0 mW/cm 2 . A pulsed PEC mode was used in which the UV irradiation and the etching voltage were both applied simultaneously during the PEC step only, and the electrolyte was refilled by using a pump after the PEC step. The next PEC step was started after an interval, because it was necessary to wait until the electrolyte was static. A schematic representation of the PEC etching process is shown in Fig. 1 . More details of the procedure can be found elsewhere [14] , [15] .
B. Simple Contactless PEC Etching
Conventional PEC etching requires three simultaneous conditions:
(1) UV irradiation at an energy greater than the GaN bandgap,
(2) sealing of the electrolyte between the GaN-surface anode and the cathode, and (3) electrical contact between the GaN anode and the cathode through an external circuit.
These simultaneous requirements represent a considerable constraint on experimental setups for large-scale waferfabrication processes.
There are reports in the literature [19] , [20] of the use of the sulfate radical (SO 4 •− ) as an oxidizing agent to consume extra UV-photogenerated electrons to provide an electrode-free process. We have previously succeeded in developing a simple electrodeless PEC etching process for wafer fabrication in which the sample was merely dipped into the electrolyte under UV irradiation [20] , [21] .
In contactless PEC etching, an aqueous solution of K 2 S 2 O 8 is generally used as the oxidizing agent. The S 2 O 8 2− ion absorbs UV irradiation of wavelength <310 nm to form two SO 4
•− radicals. The SO 4 •− radical is known to be a strong oxidizing agent that has a larger redox potential in the negative direction than that of hydrogen peroxide (H 2 O 2 ). When the SO 4 •− radical oxidizes the substrate, it is converted into its reduced form, the sulfate ion (SO 4 2− ), as follows: SO 4
•− + e − → SO 4 2− . The photo-assisted chemical reaction of GaN in the present redox system can therefore be represented as follows [22] :
Here, descriptions of intermediate products such as Ga 2 O 3 are omitted for the sake of simplicity. A deep-UV flexible-surface light source with a luminous array film (Shikoh Tech LLC) was used as a source of short-wavelength UVC radiation [21] . A 1:1 mixture of 0.01 M KOH (aq.) and 0.05 M K 2 S 2 O 8 (aq.) was used as an electrolyte. The electrolyte depth d electrolyte was set to 5 mm, and the intensity of irradiation at the electrolyte surface was 4 mW·cm −2 at 260 nm. Because K 2 S 2 O 8 (aq.) absorbs UV radiation at 260 nm, we designed the experimental layout shown in Fig. 2 so that half of the UVC was consumed in the generation of the sulfate radical (SO 4 •− ) and the remaining half was absorbed at the GaN surface with the formation of photogenerated hole-electron pairs. This layout requires only a single source of UVC.
Unlike the case of conventional PEC etching, the role of the cathode reaction in contactless PEC etching remains unclear [19] , [20] . In particular, its effect on the etching rate in samples fabricated on semi-insulating substrates, such as sapphire or SiC remains unknown. Here, we investigated the role of cathode in simple contactless PEC etching of GaN for use in fabricating an AlGaN/GaN HEMT RF device on a semiinsulating substrate. The dependence of the cathode ratio per unit area of sample surface on the etching rate is discussed.
C. Epi Sample Structures
Epitaxial layers with the structures of Schottky barrier diodes (SBDs) and PNDs were grown by metalorganic vaporphase epitaxy (MOVPE) on n-GaN substrates. The SBDs consisted of an n-GaN layer with a nominal Si concentration of 1.5 × 10 16 cm −3 and a thickness of 5.8 µm. The PNDs consisted of a Mg-doped (2 × 10 20 cm −3 with 20 nm thickness and 5 × 10 18 cm −3 with 500 nm thickness) layer of GaN on an n − -drift layer of Si-doped (2 × 10 16 cm −3 with 10 µm thickness) GaN. A 2-µm-thick n + -interlayer was grown between the n − -drift layer and the n-type GaN substrate. The PNDs were annealed at 850 • C for 30 minutes in N 2 to activate the Mg acceptors before the mask-patterning process. The etching mask was a 50-nm-thick layer of Ti produced by vacuum evaporation with lift off.
In the contactless PEC etching, it was additionally prepared an n-GaN (2 µm)/undoped-GaN (3 µm) epilayer which was grown on a sapphire substrate by MOVPE. The Si donor concentration of the n-GaN layer was nominally 1.2 × 10 16 cm −3 . A 330-nm-thick SiO 2 mask was prepared by the spin-on-glass method and patterned by using buffered hydrofluoric acid with a photoresist mask. The SiO 2 mask aperture ratio was 49.6% of the surface area. A part of SiO 2 mask was additionally etched to produce apertures, and Ti was deposited as cathode pads covering 0.56, 1.1, 2.2, 4.4, or 7.8% of the surface area, respectively. Ti-masked samples were also prepared with a cathode-pad ratio of 50.4%. Each sample for etching was cut to a size of 6 × 6 mm 2 . Details are discussed below along with the experimental results (see Fig. 8 ).
III. RESULTS AND DISCUSSION
A. GaN Trench Fabrications for Power Devices
First, we confirmed that the Ti mask adhered to the p-type layer of the PNDs during the PEC etching process by using a circular-dot mask pattern, because this interface is probably the weakest point in side etching owing to the existence of holes. To demonstrate the potential of PEC etching in deep-trench fabrication, PEC etching was conducted to an etching depth of more than 20 µm with the etching time of about 13 hours. Figure 3 (a) shows scanning electron microscopy (SEM) images of typical cylindrical PND patterns produced by conventional PEC etching. The size of the etched region remained almost the same as that of the etching mask, even after etching to a depth of over 20 µm. The width of the side etching was less than 1 µm, with high accuracy.
Although it was difficult to evaluate the residual thickness of the Ti exactly, the estimated etching selectivity against the Ti etching mask was >400 (∼20 µm/50 nm). The etching rate was approximately 25 nm/min, which is comparable to that of conventional dry etching. The p-GaN etching rate was approximately 1/3 of n-GaN layer. Although PEC etching of p-GaN is difficult, the accumulation of photo-generated holes from PN-junction to p-GaN layer might be pushed the anodic oxidation. Figure 3 (b) shows SEM images of a conventional PECetched cavity-shaped SBD pattern with an etching depth of approximately 7.7 µm, as an example of a negative-positive reversal pattern. The diameters of the circular cavities were designed to be 1, 5, 10, and 20 µm. The side walls are almost vertical, and there were small bumps on the bottoms of the circular cavities of 20 µm diameter. Dark spots were observed in SEM-cathodoluminescence images of the centers of the bumps; therefore, the origins of the bumps were dislocations that caused short lifetimes. These PEC-etched cylinder and cavity shapes were independent of the crystallographic orientation; this also indicates that the width of side etching is determined by the hole lifetime.
GaN vertical trenches were fabricated by using a Ti line mask with a width of 1.4, 2.8, or 5.6 µm on an SBD epi wafer. Figure 4 shows typical cross-sectional SEM images of the trenches produced by conventional PEC etching, cleaved along the a-face. Remarkably, each trench had almost the same PEC etching depth of around 7.7 µm; in other words, the depthetching rate in each pulsed step was controlled by changing the current density. Figure 5 shows the relationship between the PEC etching depth W r and the trench aspect ratio. Unfortunately, there are only a few previous reports on the fabrication of GaN vertical trenches. Previously reported GaN trench depths were approximately 1-3 µm with aspect ratios of 1-3. We therefore used SiC trench structures fabricated by ICP-RIE as our reference structures [23]- [25] . In Fig. 5 , the solid, dashed, and dotted lines correspond to estimates of the aspect ratio of PEC etching based on W r = (W mask + 2W side-etching ), where W mask is the width of the Ti etching mask and W side-etching is the amount of side etching. The width of the side etching was assumed to be 0.7 µm from Fig. 4 . The aspect ratio proportionally increased with the etching depth. It indicates that the lateral etching stays almost constant, because the amount of the side etching is determined by the holes lifetime.
With short-width aperture masks, the PEC etching rate showed a decrease at an etching depth of about 30 µm, because the UV radiation appeared to have difficulty in reaching the bottom of these deep trenches. This indicates that a coherent UV light source might be preferable for deep PEC etching. As a matter of fact, the results from Fig. 5 indicate that PEC etching has excellent potential for deep-trench etching. The aspect ratio (depth/width) of the trenches was more Figure 6 shows a plot of the etching depth against the etching time in simple contactless PEC etching of GaN-on-GaN epilayers grown on n-GaN substrates [21] . The etching rate with a Ti mask was approximately 5 nm min −1 , which is five times higher than that with a SiO 2 mask. Van Dorp reported that the Pt acts a cathode in contactless PEC etching, whereby hydrogen formation occurs together with electron consumption [20] ; the difference in the etching rate between a Ti and a SiO 2 mask indicates the same phenomenon occurs on the surface of the Ti mask. In addition, in GaN-on-GaN chip samples, the side wall fabricated by the chipping process of dicing might act as a cathode, where the UV irradiation was limited. Thus, the photo-generated extra electrons might be consumed by SO 4 − radicals at n-GaN substrate side wall [22] , because of existence of holes is limited. We also confirmed that etching did not occur when the side wall and the backside were covered by photoresist. That is, the cathode should be appropriately designed for a GaN epi layer grown on semiinsulating substrate in contactless PEC etching. The details are discussed in the next section. Figure 7 shows typical SEM images of surfaces etched by conventional and contactless PEC processes. Treatment by tetramethylammonium hydroxide (TMAH) is a well-known technique for producing vertical side walls in GaN. A 25 wt% aqueous solution of TMAH was used for posttreatment at 85 • C for 30 or 70 minutes. Figures 7(b) and 7(d) show that the TMAH posttreatment was effective in forming vertical side walls in both conventional and contactless PEC etching. Figure 8 shows typical optical micrographs of n-GaN-onsapphire samples with various cathode-pad ratio in the range 0.0056−0.504. These six TEST mask patterns have same mask aperture ratio with 0.496 in each 6 × 6 mm 2 sample. The cathode-pad ratios was varied in the range 0.0056−0.504. Figure 9 shows the average rate of contactless PEC etching during 0-120 minutes of n-GaN-on-sapphire samples with various cathode-pad ratios. The etching rate was negligibly small in the sample without a Ti cathode pad, and increased with increasing cathode-pad ratio. These results indicate that an appropriate cathode design is required for samples on semiinsulating substrates. This is important information in relation to the application of simple contactless PEC etching in the fabrication of RF GaN HEMT devices. Fig. 9 .
B. Contactless PEC Etching and TMAH Posttreatment
C. Cathode Design for Contactless PEC Etching for RF Devices
Average rate of contactless PEC etching during 0-120 min for n-GaN-on-sapphire samples with various cathode-pad ratios. Fortunately, HEMT devices have large areas of ohmic electrodes (source and drain) that are potentially useful as cathode pads for contactless PEC etching process. In addition, the isolation and/or gate-recess area is usually outside the ohmic electrode. Thus, the current path between the anode and the cathode pad is maintained during the etching process. Figure 10 shows microscopic images of a typical contactless PEC-etched HEMT epi wafer consisting of a GaN/Al 0.22 GaN (5/24 nm) barrier layer with a 0.75 µm GaN buffer layer on a semi-insulating SiC substrate. In this experiment, we used 0.025 M K 2 S 2 O 8 (aq.) as a simple electrolyte solution. Interestingly, Ti-masked samples has non-etched region around 2−5 µm from the Ti-mask edge. On the other hand, the interface was fine in the sample with a SiO 2 mask and a Ti cathode pad. In electrochemical terms, the anode reaction where GaN etching occurs should be spatially separated from the cathode. Thus, the use of semi-insulating SiO 2 as an etching mask is preferred in contactless PEC etching of an AlGaN/GaN HEMT epi wafer. Moreover, Fig. 10(b) shows that part of the SiO 2 mask was peeled off by side etching, because photogenerated holes were also present below the SiO 2 mask. Therefore, the use of a UV-nontransparent photoresist mask is preferable. We have also found that a positive-type photoresist can be used as the etching mask for a H 3 PO 4 -based solution in contactless PEC etching [22] . Figure 11 shows typical atomic-force microscopy (AFM) images of the contactless PEC-etched AlGaN/GaN HEMT on SiC substrates. Although bumps remained due to the short carrier lifetime at threading dislocations, the contactless-PECetched surface was almost smooth. The surface roughness was almost the same before and after the contactless PEC etching: the arithmetic mean roughness (R a ) in an area of 1 µm 2 was 0.17 nm before etching and 0.22 nm after etching. We also confirmed that the bumps can be removed by the HCl-H 2 O 2 post cleaning process accompanied with removing the Ti mask. Furthermore, in contactless PEC etching, the etched depth showed a self-stopping feature similar to that observed in conventional PEC etching [12] , [17] .
The dependence of the offset between the SiO 2 mask and the Ti cathode pad in terms of the fineness of the etched patterns, and the lifetime of the electrolyte remains unclear. Although Maher et al. succeeded in 100-nm isolation etching of an Al 0.25 Ga 0.75 N[17.5nm]/GaN HEMT by contactless PEC etching with a catalytic Pt mask [26] , our results showed a self-stopping feature in an AlGaN barrier layer with a SiO 2 mask with a Ti cathode or Ti mask. Thus, the selectivity of the recess/isolation condition is an ongoing issue in these simple contactless PEC etching technologies.
IV. CONCLUSION
We successfully fabricated deep trench structures in GaN by PEC etching with a Ti mask. The aspect ratio of these trenches was more than 7 at an etching depth in excess of 20 µm. These results show that PEC etching can be applied to the fabrication of deep trench structures in GaN for the manufacture of SJ devices. In addition, we demonstrated a simple contactless PEC etching of an n-GaN epi layer grown on an n-GaN substrate. TMAH posttreatment was effective in producing vertical side walls. Furthermore, we have discussed the design of cathodes for applying simple contactless PEC etching in the fabrication of RF devices consisting of AlGaN/GaN HEMT on a semi-insulating substrate. Fortunately, AlGaN/GaN HEMT has an ohmic electrode that can act as the cathode in contactless PEC etching; consequently, we succeeded in recess etching of an AlGaN/GaN HEMT epilayer grown on a semiinsulating SiC substrate by using the etching mask with the cathode pad. These results indicate that PEC etching is a feasible process for the fabrication of practical devices.
